



**Figure 1**

**Figure 2**


**Figure 3**


**Figure 4**




**Figure 5**

6 / 53










### Figure 7

**Figure 8**






**Figure 9**

**Figure 10**



**Figure 11A****Figure 11B****Figure 11C**


## System and Method for Manipulating Data with a Plurality of Processors

**Figure 12A****Figure 12B**


**Figure 13**

14 / 53


**Figure 14A****Figure 14B**




**Figure 15**


**Figure 16**





**Figure 17**





**Figure 18**


**Figure 19**

**Figure 20**


**Figure 21**


**Figure 22**


**Figure 23**


**Figure 24**





**Figure 25**


**Figure 26**


**Figure 27**

**Figure 28**

**Figure 29**

**Figure 30**

**Figure 31**

**Figure 32**




Key Control Table

3302

3304 — ID      3306      3308

0	SPU Key	Key Mask
1	SPU Key	Key Mask
2	SPU Key	Key Mask
		⋮
7	SPU Key	Key Mask

**Figure 33**

**Figure 34**


Memory Access Control Table

The diagram shows a table with five columns: ID, Base, Size, Access Key, and Access Key Mask. The first three rows are indexed 0, 1, and 2. A vertical ellipsis indicates more rows. The last row is indexed 63. Callout 3504 points to the ID column. Callout 3506 points to the Base column. Callout 3508 points to the Size column. Callout 3510 points to the Access Key column. Callout 3512 points to the Access Key Mask column. Callout 3502 is an arrow pointing to the table.


3504 ID	3506 Base	3508 Size	3510 Access Key	3512 Access Key Mask
0	Base	Size	Access Key	Access Key Mask
1	Base	Size	Access Key	Access Key Mask
2	Base	Size	Access Key	Access Key Mask
		⋮		
63	Base	Size	Access Key	Access Key Mask

**Figure 35**

36 / 53


**Figure 36**


37 / 53

**Figure 37**

## System and Method for Manipulating Data with a Plurality of Processors



38 / 53

**Figure 38**


**Figure 39**


## System and Method for Manipulating Data with a Plurality of Processors

40 / 53


**Figure 40A****Figure 40B**




**Figure 41**

**Figure 42**


43 / 53

**Figure 43**


44 / 53

**Figure 44**


45 / 53


**Figure 45**

46 / 53

**Figure 46**

47 / 53

**Figure 47**


**Figure 48**




Operations	Block Operations	Completed?	SPU
Replace R1 with $4 \cdot R1 + R2$			
	Perform on Block A	Yes	SPU 5
	...	...	...
	Perform on Block Z	In Progress	SPU 2
Replace R5 with $5 \cdot R8 +$			
	Perform on Block ...	No	?

4900


**Figure 49**

**Figure 50**


51 / 53

**Figure 51**

52 / 53

**Figure 52**

53 / 53

**Figure 53**